The use of a Metal-Ferroelectric-Semiconductor Field-Effect Transistor (MFSFET) in a resistive-load SRAM memory cell has been investigated. A typical two-transistor resistive-load SRAM memory cell architecture is modified by replacing one of the NMOS transistors with an n-channel MFSFET. The gate of the MFSFET is connected to a polling voltage pulse instead of the other NMOS transistor drain. The polling voltage pulses are of sufficient magnitude to saturate the ferroelectric gate material and force the MFSFET into a particular logic state. The memory cell circuit is further modified by the addition of a PMOS transistor and a load resistor in order to improve the retention characteristics of the memory cell. The retention characteristics of both the "1" and "0" logic states are simulated. The simulations show that the MFSFET memory cell design can maintain both the "1" and "0" logic states for a long period of time.
INTRODUCTION
Previously, a Metal-Ferroelectric-Semiconductor Field-Effect Transistor (MFSFET) memory cell with a standard, four-transistor NMOS architecture had been investigated by Bailey and Ho [1] . In that memory cell design, one of the enhancement mode NMOS transistors had been replaced with an n-channel MFSFET. The memory cell design suffered from polarization degradation which eventually caused the memory cell to change output states. This paper investigates the replacement of the MFSFET memory cell depletion load transistors with polysilicon resistors [2] . This resistive load MFSFET memory cell configuration is depicted in Fig. 1 . 
MFSFET MEMORY CELL OPERATION
The current through the load resistor on the left side of the circuit is approximately equal to the current flowing through the MFSFET. The current flowing through the load resistor was calculated using Ohm's Law. The output of the memory cell is defined as C, the MFSFET V DS . The voltage at point C was iteratively calculated until the load current was equal to I DS(MFSFET) , the I DS of the MFSFET. The I DS of the MFSFET was calculated based on a MFSFET model proposed by Bailey and Ho [3] . The iteration used the bisection method with V DD and zero as the upper and lower limits, respectively, for V C . A similar iteration was used to calculate the load current on the right side of the memory cell and I DS(NMOS) of M2.
In order to write a "1" into the memory cell, V DS of the MFSFET is chosen as +3.5 V. Then V GS of the MFSFET is set to +5 V to turn it off. This causes C to go high which turns on M2. This in turn pullsC low. The procedure to write a "0" is similar. V DS of the MFSFET is chosen as +0.4 V. Then V GS of the MFSFET is set to −5 V to turn it on. This causes C to go low which turns off M2. This in turn letsC go high.
Several different load resistor values were tried for R L with a particular MFSFET. The MFSFET transistor model parameters were as follows: saturated polarization = 100 fC/µm 2 , remnant polarization factor = 0.9, coercive voltage = 2.5 V, ferroelectric thickness = 0.05 µm, and ferroelectric dielectric constant = 250. The memory cell required a load resistor R L ≥ 100 k in order to write and retain a "0". At R L = 10 k , the memory cell will hold a "1" for a long period of time. With R L = 100 k , the outputs C andC change states after approximately 1000 secs. The memory cell will not write and retain a "1" at a R L = 1 M . In summary, for the particular MFSFET R L needs to be ≤10 k for the memory cell operation in a "1" state, but needs to be ≥100 k in order to write and retain a "0". This is due to the differing I DS(MFSFET) current requirements for the "1" and "0" states.
MODIFIED MFSFET MEMORY CELL OPERATION
The two transistor resistive load MFSFET memory cell was modified as shown in Fig. 2 . A load resistor R L3 and a p-channel MOSFET were added to the circuit in parallel to R L1 . The purpose of the PMOS and R L3 is to provide the necessary current for the MFSFET to retain a "1". A detailed flow chart for the retention algorithm is shown in Fig. 3 . The retention algorithm is evaluated for each time interval t. The algorithm begins by guessing V C and calculating I RL1 and I DS(MFSFET) . Then VC is iteratively calculated until it converges. Next, V DS(PMOS) is iteratively calculated until it converges. Then I RL3 is calculated and the sum of I RL3 and I RL1 is compared to I DS(MFSFET) . Adjustments are made if needed to V C , and the entire algorithm is repeated until V C converges.
The procedure to write a "1" or "0" into the memory cell is identical to the procedure detailed above for the two transistor resistive load MFSFET memory cell. For the "1" retention, whenever C is high, M2 is turned on. This pullsC low which turns on M3. This provides the necessary drive current for the MFSFET. For the "0" retention, whenever C is low, M2 is off. This allowsC to go high which turns off M3. This minimizes the current flowing through R L3 , which allows the MFSFET to stay in the "0" state.
CONCLUSION
The "1" retention for the modified MFSFET memory cell is shown in Fig. 4 . The voltage level at C is decaying slowly with time. The modified memory cell "0" retention is shown in Fig. 5 . The modified memory cell can retain both the "0" and "1" states for a long period of time. 
